

CMOS SyncFIFO[™] 64 x 9, 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9

IDT72421, IDT72201 IDT72211, IDT72221 IDT72231, IDT72241 IDT72251

FEATURES:

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1,024 x 9-bit organization (IDT72221)
- 2,048 x 9-bit organization (IDT72231)
- 4,096 x 9-bit organization (IDT72241)
- 8,192 x 9-bit organization (IDT72251)
- 10 ns read/write cycle time
- Read and Write Clocks can be independent
- Dual-Ported zero fall-through time architecture
- Empty and Full Flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in the 32-pin plastic leaded chip carrier (PLCC) and 32-pin Thin Quad Flat Pack (TQFP)
- For through-hole product please see the IDT72420/72200/72210/ 72220/72230/72240 data sheet
- Industrial temperature range (-40°C to +85°C) is available
- Green parts available, see ordering information

DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFOTM are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 64, 256, 512, 1,024, 2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins (REN1, REN2). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF). Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for PAE and PAF, respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (LD).

These FIFOs are fabricated using IDT's high-speed submicron CMOS technology.



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Com'l & Ind'l	Unit
VTERM	Terminal Voltage with	-0.5 to +7.0	V
	Respect to GND		
Tstg	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	-50 to +50	mA

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
	Commercial/Industrial				
GND	Supply Voltage	0	0	0	V
V⊮	Input High Voltage	2.0	—	—	V
	Commercial/Industrial				
VIL	Input Low Voltage	—	—	0.8	V
	Commercial/Industrial				
TA	Operating Temperature	0	—	+70	°C
	Commercial				
TA	Operating Temperature	-40	_	+85	°C
	Industrial				

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Industrial: $Vcc = 5V \pm 10\%$, $Ta = -40^{\circ}C$ to $+85^{\circ}C$)

		IDT72421 IDT72201 IDT72211 IDT72221 IDT72231 IDT72241 Com'l and Ind'I ⁽¹⁾ tclk = 10, 15, 25 ns		IDT72251 Com'l and Ind'I ⁽¹⁾ tclk = 10, 15, 25 ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.
Iu ⁽²⁾	Input Leakage Current (Any Input)	-1		1	-1	_	1
ILO ⁽³⁾	Output Leakage Current	-10		10	-10		10
Vон	Output Logic "1" Voltage, Іон = -2mA	2.4		_	2.4	-	_
Vol	Output Logic "0" Voltage, IoL=8mA	_	_	0.4	_	-	0.4
ICC1 ^(4,5,6)	Active Power Supply Current	_	_	35	_	_	50
ICC2 ^(4,7)	Standby Current	_		5	_	_	5

NOTES:

1. Industrial temperature range product for the 15ns and 25ns speed grades are available as standard product.

2. Measurements with $0.4 \leq V_{IN} \leq V_{CC}$.

3. $\overline{OE} \ge VIH$, $0.4 \le VOUT \le VCC$.

4. Tested with outputs open (IOUT = 0).

5. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.

6. Typical lcc1 = 1.7 + 0.7*fs + 0.02*CL*fs (in mA).

These equations are valid under the following conditions:

Vcc = 5V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).

7. All Inputs = Vcc - 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V + 10%, TA = 0° C to +70°C: Industrial: Vcc = 5V + 10%, TA = -40° C to +85°C)

	Commercial Com'l & Ind'l ⁽¹⁾				Com'l & Ind'l ⁽¹⁾			
		IDT72421L10		IDT724	21L15	IDT72421L25		
		IDT72201L10		IDT72201L15		IDT72201L25		
		IDT72	211L10	IDT722	211L15	IDT72	211L25	
		DT72	221L10	IDT722	221L15	IDT72	221L25	
		IDT72	231L10	IDT722	231L15	IDT72	231L25	
		DT72	241L10	IDT722	241L15	IDT72	241L25	
	_		251L10			ID1/2	251L25	
<u>Symbol</u>	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
ts	Clock Cycle Frequency	—	100		66.7	_	40	MHZ
ta	Data Access Time	2	6.5	2	10	2	15	ns
t CLK	Clock Cycle Time	10	_	15		25		ns
t CLKH	Clock High Time	4.5	_	6		10	_	ns
t CLKL	Clock Low Time	4.5	_	6	_	10		ns
tos	Data Setup Time	3		4		6		ns
tон	Data Hold Time	0.5	_	1		1	_	ns
tens	Enable Setup Time	3	—	4	—	6	—	ns
tenn	Enable Hold Time	0.5		1		1		ns
trs	Reset Pulse Width ⁽²⁾	10	_	15	—	15	—	ns
trss	Reset Setup Time	8		10		15		ns
trsr	Reset Recovery Time	8		10		15		ns
trsf	Reset to Flag and Output Time		10		15		25	ns
tolz	Output Enable to Output in Low-Z ⁽³⁾	0		0		0		ns
t OE	Output Enable to Output Valid	3	6	3	8	3	13	ns
tohz	Output Enable to Output in High-Z ⁽³⁾	3	6	3	8	3	13	ns
twff	Write Clock to Full Flag		6.5		10		15	ns
t REF	Read Clock to Empty Flag		6.5		10		15	ns
t PAF	Write Clock to Programmable Almost-Full Flag	—	6.5	—	10	—	15	ns
t PAE	Read Clock to Programmable Almost-Empty Flag	-	6.5	—	10	—	15	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	5	—	6	—	10	—	ns
tskew2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Programmable Almost-Full Flag	14	_	15		18		ns

NOTES:

Industrial temperature range product for the 15ns and 25ns speed grades are available as standard product.
Pulse widths less than minimum values are not allowed.
Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

CAPACITANCE (Ta = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF
COUT ^(1,2)	Output Capacitance	Vout = 0V	10	pF

NOTES:

1. With output deselected (OE \geq VIH).

2. Characterized values, not currently tested.



or equivalent circuit Figure 1. Output Load *includes jig and scope capacitances

ORDERING INFORMATION



NOTES:

- 1. Industrial temperature range product for the 15ns and 25ns speed grades are available as standard product.
- 2. Green parts are available. For specific speeds and packages contact your sales office.